Abstract-In this paper, an "architectural" description of an instrumentation amplifier (in-amp) is used to simulate its common mode rejection ratio (CMRR) and voltage offset (VOS) in high temperature (HT). The simulations are achieved by using two different models of an industrial op-amp: the familiar SPICE macro-model and a customized VHDL-AMS model. By simulating these two parameters in HT, we evaluate in this work dependency between the op-amp model and the in-amp model. This dependency is described first by reviewing theoretical equations. We compare finally the VHDL-AMS simulation accuracy to the SPICE simulation accuracy in HT.
I. INTRODUCTION
Many industries (automotive, oil, aerospace, etc.) require electronic circuits and systems that operate in high temperature [1] , [2] . Most of these industries need specifically instrumentation and measurement circuits in order to evaluate some industrial, physical or environmental parameters (such as temperature, pressure, position speed, etc.). For each parameter, there is a specific sensor that converts it to an electrical signal.
In the output of the sensor, an electrical signal will be conditioned by a set of analog and mixed-signal (AMS) electronic circuits (Fig. 1 ). This circuitry is called AnalogFront-End (AFE). It is well known that in HT range (temperature below 125°C); the behavior of AMS integrated circuits (ICs) can change considerably. Even if some specific AMS circuits dedicated to HT become more and more available on markets, most of industries still rely on the use of conventional electronics (electronics functioning in ambient temperature or in the standard temperature range of [-40°C, 125°C] ). This can be explained by the high cost of the integration of new dedicated HT electronics and a lack of their technology master comparing to the conventional electronics. In order to not measure an erroneous or imprecise parameter, some circuits should be added to the AFE to compensate major temperature effects. Simulation will predict performance of AFE and the measurement accuracy after adding the compensation circuits. However, in order to obtain reliable simulation results, we should be sure that used models are accurate. Unfortunately, most of available models of industrial electronics belonging to conventional electronics are not accurate in HT. For instance, in [3] , it was shown that an industrial op-amp SPICE model is not valid in HT. Instead, a VHDL-AMS was developed using a set of performances parameters in different temperatures. In [4] , we have affirmed that a behavioral or mixed modeling can be a promising solution to overcome high temperature electronics modeling challenges. In this work, we use the already-validated op-amp model in [4] and [5] to simulate a 3 op-amp in-amp circuit. As it was shown in [5] , by referring to the measurement results in HT, the VHDL-AMS simulation reproduces a lower mean error in HT compared to that caused by SPICE simulation [3] . That is why; we expect that VHDL-AMS in-amp simulation will lead to a more accurate result than the one by SPICE. The difference between the two errors is defined as the improvement of the simulation error. The simulations are dealing mainly with the CMRR parameter. However, some simulation results of the differential gain, the voltage offset and the saturation voltages are also given.
The organization of the paper is as following. In Section II, we remind the architecture of a 3 op-amp in-amp and review relations between op-amp parameters and in-amp parameters. The effect of the impedance and resistor mismatch is also described. In section III, we remind briefly the results of the validity study of op-amp SPICE and VHDL-AMS models in HT. In Section IV, we describe and comment the simulation results of the SPICE and VHDL-AMS in-amp models. Finally, in Section V, we conclude and give some prospects.
II. 3 OP-AMP INSTRUMENTATION AMPLIFIER
An instrumentation amplifier is a differential amplifier that is used in many instrumentation applications (industrial, biomedical, etc.) in order to amplify weak signals that outcome 978-1-4799-4885-7/14/$31.00 ©2014 IEEEfrom the sensor [6] , [7] , [8] , [9] . The op-amp is the component key of an instrumentation amplifier. An in-amp is actually an interconnection network of at least one op-amp to some other components (mainly resistors). The number of used op-amps and the way with it op-amps were linked to other devices define the in-amp "architecture". Three architectures are especially frequently cited in the literature: mono-op-amp amplifier (called also differential amplifier), 2-op-amps in-amp and finally 3-op-amps in-amp. It was proofed in academic and industrial references that the 3-op-amps in-amp has the best performance especially for its high values of common mode rejection ratio, impedance and sensitivity to resistor mismatch. That's why we were interested in this study in modeling and simulating of this in-amp structure performance. 
The in-amp common mode rejection ratio CMRR INA is not ideally infinite (and then the common mode gain A CM,INA does not equal zero). Three factors limit its value: the finite common mode rejection ratios of the three op-amps (CMRR 1 , CMRR 2 and CMRR 3 ), the resistors mismatch and finally a mismatch in the sensor output and amplifier input impedances. We denote here A CM,∆R , A CM,∆Z and A CM,OP the common mode gains caused respectively by each of these factors. Similarly, symbols CMRR ∆R , CMRR ∆Z and CMRR OP represent the common mode rejection ratio that is caused respectively by the mentioned factors. The total common mode gain and the common mode rejection ratio of the in-amp are calculated in (2), (3) and (4).
Recording to references [7] and [8] , expression of CMRR ∆R is calculated for the worst case (equation 5). Similarly, CMRR ∆Z is calculated in the worst case (equation 6). Terms Z c , Z s , ∆ c , ∆ S represent respectively common impedance, sensor impedance, common mode impedance error and sensor impedance error.
We suppose in this work that op-amp are similar (CMRR 1 =CMRR 2 =CMRR 3 ) and that there is a good impedance matching in the input of the in-amp. Moreover, we assume ideally that there is not a resistor mismatch (this means ∆R 1 =∆R 2 =∆R 3 =∆R 4 =∆R 5 =∆R 6 =∆R g =0). In fact, the last assumption is not easy to be guaranteed in HT. Actually, resistors, even if they are similar in ambient temperature, could have different values in HT.
In the ideal conditions, the op-amp 1 and op-amp 2 outputs are ideally symmetric. Consequently, the common mode rejection ratio of the stage 1 CMRR stg1 has no effect on the total CMRR (CMRR INA ). CMRR INA depends rather on the common mode rejection ratio of the second stage CMRR stg2 whose expression is given by equation (7) giving the final expression of CMRR INA . (7) Besides, calculating the output in-amp V OOS,INA takes into account two contributions (equation 8): the contribution of 3 op-amps input voltages offset (denoted V OOS,INA1 ) and the contribution of op-amp input offset and bias currents (denoted V OOS,INA2 ). The details of each contribution are described in equations (8), (9), (10) 
(10)
The input voltages offset of op-amp1, op-amp2 and opamp3 are respectively V IOS,1,, V IOS,2 and V IOS, 3 . We define also the parasitic currents of op-amp1 and op-amp2 (I B1+ , I B1-positive and negative op-amp 1 bias currents, I B2+ and I B2-: positive and negative op-amp2 bias currents, I os : the op-amp 3 input offset current). The sensor resistances are R s1 (connected to op-amp1) and R s2 (connected to op-amp2 
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AMS op-amp model. These two models will be used in Section IV in the in-amp simulation in HT.
III.SPICE AND VHDL-AMS OP-AMP MODELS IN HT
The used op-amp belongs to the conventional electronics family as it specification indicates that it operates between -40°C and 80°C. The SPICE model is provided by the device manufacturer. In this macro-model which is presented in a netlist format, only two transistors are present. The effect of the temperature is not well developed: only described by two transistors parameters (XTB and XTI).
The simulation results of the VOS and the CMRR by the SPICE model were already detailed in [3] . They are compared to the measurement results in order to evaluate the accuracy of the SPICE model, especially in HT. Measurement and simulations conditions were also detailed in [4] . [4] and [5] . This model is developed in two steps. First, a nondependent temperature model was developed and validated. This model is a mixing of a structural description and behavioral one. For example, an electrical description models the voltage offset as a voltage source. The voltage offset caused by the common mode and the frequency properties of the CMRR are behaviorally modeled. The second step consists in describing parameters evolution in temperature with exponential and polynomial functions. Finally, the modeling of each parameter is validated by an appropriate test-bench circuit in the different temperature points [5] .
IV. VHDL-AMS IN-AMP MODELING AND SIMULATION IN HT
Once validated, the VHDL-AMS op-amp model was stored in a specific library to reuse it in the design of further based opamp circuits. We used it here in order to simulate and validate the performances of a 3-op-amp in-amp in HT. It enables to review the effects of the op-amp performances in those of the in-amp. Furthermore, by achieving a SPICE simulation, the improvement of the accuracy of the VHDL-AMS model is also evaluated. 
A. Voltage offset, saturation voltage and differential gain

B. Common Mode Rejection Ratio
In this part, we have checked the values of the considered in-amp CMRR. In Cadence environment, a symbol was generated from the schematic description of the 3-op-amp inamp and used in the VHDL-AMS simulation of the test-bench circuit. SPICE simulation was done also in PSpice by sweeping temperature from 20°C to 220°C. All op-amps were considered perfectly identical. Consequently, their parameters values are equal. Then, the resistors have been assumed to be ideally matched. Furthermore, we have supposed that the temperature effects on the resistors are neglected in HT domain. There is no impedance mismatch that reduces the common mode performance of the in-amp. Simulation results are depicted by Fig.4 . As the two op-amp of the stage 1 are similar, the CMRR is totally defined by the second stage op-amp. That is why we can see clearly in Fig. 4 that both the two simulations verify the equation relating the differential gain and the third op-amp CMRR (equation 7). Actually, Fig.4 indicates that independently of the used model, the in-amp CMRR curve is almost 60dB below the op-amp CMRR curve. This means that the differential gain (which is the difference in dB between op-amp CMRR and in-amp CMRR) predicted by the simulation of the two models keeps a high value which is almost equal to 60 dB. These values were already found by the first DC analysis (Tab. II). This is mainly due to the high value of the op-amp open-loop gain A OL,OP which was found by SPICE and VHDL-AMS simulation even in HT [5] , [7] .The two in-amp simulations show the importance to predict accurately the value of op-amp CMRR as the error (simulation-theory) will be multiplied by the differential gain of the in-amp (equations 7). Similarly, the in-amp output voltage offset depends on the op-amp input voltage offset and the op-amp current offset. In addition, I os is multiplied by the resistance value and V os is multiplied by the differential gain (equations 12 and 13). Usually R and A D,INA values are high. If the op-amp model cannot predict the voltage offset especially in HT (it reaches some mVs) or the current offset (it reaches some µAs), the in-amp voltage offset will be high and in-amp could saturate. This can be for example the result of relying on inaccurate SPICE simulation in HT without checking and reviewing it.
V. CONCLUSION
In this paper, we have simulated a 3-op-amp in-amp circuit by using two model types: an industrial SPICE macro-model and a behavioral VHDL-AMS model. In the first part of the paper, relations between in-amp and op-amp parameters are reviewed. We were interested especially in two parameters: the voltage offset and the common mode rejection ratio. In Section III, the validity of the VHDL-AMS and SPICE models were reminded. In this part, some numerical values of simulations errors were given. Moreover, some details about the structure and the development of the SPICE and VHDL-AMS models were reminded. Finally, in Section IV, in-amp simulation results of two models were described. The relations between op-amp parameters and in-amp parameters were again checked. We have proofed the importance to have an accurate op-amp model that enables to predict precisely the voltage offset values as these parameters are multiplied by the high values of the gain and the resistances. In this work, we have neglected the effect of resistors mismatch and impedance mismatch. In addition, we have supposed that the 3 op-amps were identical. It will be interesting to extend our work to model the contribution of such factors in the values of the CMRR or the voltage offset. Moreover, making measurements of the in-amp CMRR and VOS will be a good manner to confirm simulations and theoretical results. 
